Global SoC Bus Error Address Register-High
BUSERRADDR | Bus address-high. This register contains the higher 32 bits of the first bus address that encountered a SoC bus error. It is valid when the GSTS[BUSERRADDRVLD] bit is set to 0x1. It can only be cleared by resetting the controller. |